USPatent applicationPatented

Operational amplifier circuit with controllable intermediate circuitry set therein

Granted 23 Oct 2007 · 1 office action

Life of the application

9 dated events
⤢ drag to zoom20062008201020122014201620182020202220242026ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

An operational amplifier circuit includes an operational amplifier, an intermediate circuitry, and a control circuitry. The intermediate circuitry is coupled to a load. The operational amplifier is coupled to the intermediate circuitry and drives the load through the intermediate circuitry according to an input signal. The control circuitry is coupled to the intermediate circuitry and controls the intermediate circuitry to adjust an equivalent loading induced by the intermediate circuitry.

Description

4 parts
›BACKGROUND OF INVENTION

1. Field of the Invention

The present invention relates to an operational amplifier (op amp) circuit, and more particularly, to an operational amplifier circuit with a controllable intermediate circuitry set therein.

2. Description of the Prior Art

The operational amplifier (op amp) is an essential circuit building block of universal importance. A reason for the popularity of the op amp is its versatility; a great amount of operations can be done with op amps. Normally, an operational amplifier circuit is used to drive a load according to an analog input signal. However, if a digital input signal is adopted, a digital-to-analog converter (DAC) must be set in the signal input end of the operational amplifier circuit to convert the digital input signal into an analog input signal. The operational amplifier circuit can then drive the load according to the analog input signal. For instance, the liquid crystal display (LCD) source driver is a kind of device that needs to utilize an operational amplifier circuit including a DAC to drive a LCD display unit according to a digital input signal.

FIG. 1 shows a schematic diagram of a conventional operational amplifier circuit 100 utilized in a LCD source driver. The operational amplifier circuit 100 shown in FIG. 1 includes a DAC 110 and an op amp 120 . The LCD display unit driven by the operational amplifier circuit 100 is represented by a block “load 190 ” in FIG. 1 . The DAC 110 converts a digital input signal S IN of the LCD source driver into an analog input signal S′ IN . The op amp 120 then drives the load 190 according to the analog input signal S′ IN .

For the conventional operational amplifier circuit 100 shown in FIG. 1 to drive the load 190 moderately, the actual loading induced by the load 190 must be matched with the driving ability of the operational amplifier circuit 100 . Herein the term “driving ability” can refer to charging current and discharging current providing ability of the operational amplifier circuit 100 . The term “driving ability” can also refer to load charging and discharging speed of the operational amplifier circuit 100 . When the actual loading induced by the load 190 is too small for the operational amplifier circuit 100 to drive, the load 190 might be over driven. An output voltage V OUT of the operational amplifier circuit 100 tends to become unstable and oscillating. When the actual loading induced by the load 190 is too large for the operational amplifier circuit 100 to drive, the load 190 might be under driven. It might become difficult for the operational amplifier circuit 100 to correctly adjust the level of the output voltage V OUT within a required time constraint.

›SUMMARY OF INVENTION

It is an objective of the claimed invention to provide an operational amplifier circuit with a controllable intermediate circuitry set therein.

According to the claimed invention, an operational amplifier circuit is disclosed. The operational amplifier circuit comprises an intermediate circuitry coupled to a load, an operational amplifier coupled to the intermediate circuitry for driving the load through the intermediate circuitry, and a control circuitry coupled to the intermediate circuitry for controlling the intermediate circuitry to adjust an equivalent loading induced by the intermediate circuitry.

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

›BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 shows a schematic diagram of a conventional operational amplifier circuit.

FIG. 2 shows a schematic diagram of an operational amplifier circuit according to an exemplary embodiment of the present invention.

FIG. 3 shows a schematic diagram of an operational amplifier circuit including a variable resistor for realizing an intermediate circuitry of the operational amplifier circuit.

FIG. 4 shows a schematic diagram of an operational amplifier circuit including a plurality of transistors for realizing an intermediate circuitry of the operational amplifier circuit.

›DETAILED DESCRIPTION

FIG. 2 shows a schematic diagram of an operational amplifier circuit 200 according to an exemplary embodiment of the present invention. In this embodiment, the operational amplifier circuit 200 is set inside a LCD source driver for driving a LCD display unit according to a digital input signal S IN . The LCD display unit is represent by a block “load 290 ” in FIG. 2 . In other embodiments, however, the operational amplifier circuit of the present invention can also be set in other kind of device for driving a load according to a digital input signal or an analog input signal.

The operational amplifier circuit 200 shown in FIG. 2 includes a DAC 205 , an op amp 210 , an intermediate circuitry 220 , and a control circuitry 230 . The DAC 205 converts the digital input signal S IN of the LCD source driver into an analog input signal S′ IN of the op amp 210 . The op amp 210 then drives the load 290 through the intermediate circuitry 220 according to the analog input signal S′ IN .

In this embodiment, the control circuitry 230 is used to control the intermediate circuitry 220 to adjust an equivalent loading induced by the intermediate circuitry 220 . How the equivalent loading induced by the intermediate circuitry 220 is controlled by the control circuitry 230 is determined according to an actual loading induced by the load 290 . When the actual loading induced by the load 290 is too small for the op amp 210 to drive, the control circuitry 230 controls the intermediate circuitry 220 to increase the equivalent loading induced by the intermediate circuitry 220 . The situation of over driving on the load 290 is therefore avoided. When the actual loading induced by the load 290 is suitable for the op amp 210 to drive, the control circuitry 230 controls the intermediate circuitry 220 to decrease the equivalent loading induced by the intermediate circuitry 220 . The load 290 is then moderately driven by the op amp 210 through the intermediate circuitry 220 . In other words, with the intermediate circuitry 220 and the control circuitry 230 , the overall loading seen by the op amp 210 can be easily maintained in a range suitably for being driven by the op amp 210 .

As is illustrated in FIG. 3 , in one embodiment, a variable resistor R V controlled by the control circuitry 230 can be used to realize the intermediate circuitry 220 . The control circuitry 230 controls the equivalent loading induced by the variable resistor R V through adjusting a resistance of the variable resistor R V . In other embodiments, the intermediate circuitry 220 can also be realized by a plurality of parallel-connected transistors, each of the transistors has a control terminal coupled to the control circuitry 230 , a first terminal coupled to the op amp 210 , and a second terminal coupled to the load 290 . The control circuitry 230 controls voltage levels at the control terminals of the transistors to adjust the equivalent loading induced by the intermediate circuitry 220 . Except for only two transistors are shown, the schematic diagram shown in FIG. 4 shows an example illustrates how transistors are utilized to realize the intermediate circuitry 220 .

For the embodiment shown in FIG. 4 , there are two transistors T 1 and T 2 utilized to realize the intermediate circuitry 220 . The size of a first transistor T 1 is larger than the size of the second transistor T 2 . When the actual loading induced by the load 290 is suitable for the op amp 210 to drive, the control circuitry 230 turns both the transistors T 1 and T 2 on to let the intermediate circuitry 220 to provide a smaller equivalent loading. When the actual loading induced by the load 290 is too small for the op amp 210 to drive, the control circuitry 230 turns the second transistor T 2 on while turning the first transistor T 1 off to let the intermediate circuitry 220 to provide a larger equivalent loading. Since the equivalent loading induced by the intermediate circuitry 220 can be controlled by the control circuitry 230 , the overall loading seen by the op amp 210 can be easily adjusted to a range suitably for being driven by the op amp 210 . The overall loading seen by the op amp 210 can be driven more moderately, and an output voltage V OUT of the operational amplifier circuit 200 is therefore more stably controlled.

Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims as granted

8 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

2 codes
IPC · International Patent Classification
Section H — Electricity
  • H03G3/20
USPC · US Patent Classification
330/144

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2005Oct 2005Jan 2006Apr 2006Jul 2006Oct 2006Jan 2007Apr 2007Jul 2007Oct 2007USPTOApplicantNon-final rejectionResponse after non-final
USPTOApplicanthover for detail · click to open
Pendency
2.4 y
868 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Steven J. Mottola
art unit 2817 · TC 2800
Citations: 3 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20062008201020122014201620182020202220242026Owner 1Owner 2
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock