z-buffer based interpenetrating object detection for antialiasing
Granted 14 Feb 2006 · 1 office action
Assignee: S3 Graphics Inc.
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Daniel Hung, Eric Young, Roger Swanson · Examiner: Kee M. Tung · AU 2671 · TC 2600
Life of the application
11 dated eventsAbstract
Graphic processor compares z-buffer values of 3D objects to detect and mark interpenetrating pixels. Tag buffer stores marked values for antialiasing effectively by over-sampling, area-based, blending, alpha edge or other pixel-processing scheme. Performance is improved by selectively antialiasing at edges and/or interpenetrations. Cost is reduced by leveraging z-buffer storage therefor. Super-sampling antialiasing reduces sampling of select interpenetration elements, thereby avoiding processing entire image.
Description
7 parts›CROSS-REFERENCE TO RELATED APPLICATION
This application is a continuation of and claims the priority benefit of U.S. patent application Ser. No. 09/111,492 entitled “Z-Buffer Based Interpenetrating Object Detection for Antialiasing” filed Jul. 7, 1998 now U.S. patent No. 6,760,025, the disclosure of this commonly owned and assigned application is incorporated herein by reference.
›FIELD OF INVENTION
The invention relates to computer graphics, particularly to antialiasing technique and mechanism for three-dimensional object representations.
›BACKGROUND OF INVENTION
In computer-based graphics display processing, antialiasing techniques are used generally to remove or reduce jagged edges from characters, lines and objects. Typically, antialiasing is applied to eliminate visibly jagged effects, particularly arising from diagonally drawn edges. In the case of graphics processing of three-dimensional (3D) objects, antialiasing also is used to de-jag edges of 3D objects.
However, in such 3D cases, antialiasing conventionally is applied either: to known object edges, typically edges of 3D primitives such as triangles, without regard to selecting or processing certain graphic content or conditions, such as when 3D object surfaces apparently interpenetrate or intersect in space; or to an entire object. In the case of antialiasing only known object edges, graphics contents or conditions, such as edges generated when 3D objects apparently interpenetrate or intersect in space, are not antialiased. In the case where anti-aliasing is applied for entire object, conventional antialiasing techniques for 3D object requires significant buffer or other hardware usage and results in decreased processing performance.
Accordingly, there is a need for an improved antialiasing scheme and system for processing interpenetrating 3D objects.
›SUMMARY OF INVENTION
The invention resides in a graphic processing system which compares z-buffer values of 3D objects to detect interpenetration. Pixels corresponding to objects with substantially same z-buffer values are marked as interpenetrating in a tag buffer memory for antialiasing. The preferred antialiasing scheme may include over-sampling, area-based, blending, alpha edge or similar technique.
Thus, antialiasing of 3D object interpenetration in computer graphics improves performance and reduces hardware/software cost. Z-buffer construct or other storage facilitates interpenetration antialiasing, particularly through early detection. Preferably, over- or super-sampling antialiasing provides reduced sampling of select interpenetration elements, without processing entire image output or display signal. Performance and implementation is improved by processing only at edges and/or interpenetrations.
›BRIEF DESCRIPTION OF DRAWINGS
FIG. 1 is a graphics system diagram for implementing the present invention.
FIG. 2A is a diagram of triangle interpenetration aspect of the present invention.
FIG. 2B is a diagram of over-sampling on tagged pixels for antialiasing according to one embodiment of the present invention.
FIG. 3 is a diagram illustrating over-sampling according to the present invention.
FIG. 4 is a representative pseudo-code for implementing the functionality of FIGS. 2A-B .
›DETAILED DESCRIPTION · 1 of 2
FIG. 1 is a graphics processing system including a central controller, a microprocessor, or a host processor 2 , a digital storage 4 coupled 12 , 14 to a graphics processor 6 , which includes a 3D processing logic 8 and a video memory or a frame buffer 10 , wherein z-buffer and color information is transferred 16 , 18 therebetween.
Processor 2 may be implemented using one or more conventional or proprietary microprocessors or functionally equivalent processing devices, as configured to operate substantially according to the present invention. Storage 4 may be implemented using one or more conventional or proprietary digital memories or functionally equivalent storage devices as configured to operate substantially according to the present invention. Graphics processor 6 may be implemented using one or more conventional or proprietary graphics processors or functionally equivalent display processing devices, as configured to operate substantially according to the present invention. It is contemplated herein that the present innovation may be implemented functionally in equivalent electronic hardware, firmware, and/or software.
In accordance with an important aspect of the invention, processor logic 8 processes one or more z-buffer values associated with one or more 3D object representations provided as geometric data 12 from host processor source 2 , other data, such as texture, colors, from memory 4 , or z-buffer, color information from memory 10 .
Apparent or effective interpenetration, intersection or overlapping pixel location, or graphical condition, state or event is signal-processed. For example, such signal processing may effectively achieve interpenetration detection, observation, monitoring, recognition, or other identification scheme. Preferably, such signal processing determines by comparing or calculating z-buffer values between subject or candidate 3D objects for 2D screen display.
In particular, such interpenetration is determined when two or more such processed 3D object representations are accordingly processed to detect z-buffer values which are the same, substantially similar, essentially equivalent, or otherwise within specified value or percentage range, margin, tolerance, or zone. Preferably, interpenetration determination may be achieved by other functionally equivalent technique or circuit, for example, for indicating, flagging, marking, or tagging specified interpenetration conditions.
Preferably, a tag buffer, cache or other digital storage such as memory 4 , 10 serves to hold such z-buffer values and/or corresponding pixel locations (e.g., one marked bit per screen element) currently determined to represent effective or apparent interpenetration between 3D objects.
Moreover, antialiasing or other functionally comparable or equivalent de-jagging graphics signal processing techniques may be applied selectively to such tagged z-buffer, pixel, or other associated interpenetrating locations. For example, contemplated de-jagging techniques include over-sampling, area-based, blending, alpha edge or other similar or comparable pixel-processing scheme.
Hence, according to a general objective of the present invention, antialiasing of interpenetration of 3D objects in computer graphics is achieved with improved performance and reduced hardware/software cost. Such advantage is accomplished preferably by using a z-buffer construct or equivalent storage means available in other conventional 3D graphics hardware implementations. However, the present innovation leverages such z-buffer construct for interpenetration detection and antialiasing.
Effectively by early interpenetration detection, the present innovation may use an antialiasing scheme, such as over- or super-sampling, for example, by taking additional reduced number of samples on select interpenetration elements, without sampling the entire image output or display signal. Accordingly, improved performance and implementation is achieved by processing only at edges and/or interpenetrations.
FIG. 2A illustrates the present interpenetration detection scheme. Initially, geometric data 12 , including object triangle vertices, received by 3D processing logic 8 from host central processor 2 , are provided as input graphics signal representing one or more multi-dimensional objects for pre-display processing according to the present invention. Logic 8 performs z-value computation 20 to determine one or more z-values 28 associated with one or more pixels associated with one or more objects currently being processed according to input signal. Z-value computation 20 may interpolate the z-values for triangles for each pixel being processed.
Comparator 22 receives a new z-value per pixel 28 , as well as fetches the current or previously-stored z-value per pixel 30 from the z-buffer 24 in video memory 10 . Comparator 22 functions or includes processing logic to compare, measure, test, or otherwise determine whether a new z-value 28 and the current or prior z-value 30 are equal, substantially the same, essentially similar, or otherwise within a specified range of value or tolerance, thereby effectively triggering interpenetration detection. To maintain the most-recent historical z-values 30 , comparator 22 applies a new z-value to update the z-value 32 for storage in z-buffer 24 .
In particular, when comparator 22 detects an interpenetration condition or event, as described further herein, the new z-value or other signal associated with interpenetration condition is tagged, marked, or otherwise identified and provided 34 in tag buffer, cache, or other equivalent storage 26 in video memory 10 .
FIG. 2B illustrates an over-sampling scheme for antialiasing tagged pixels. It is contemplated that various antialiasing or dejagging techniques may be applied according to the present invention.
Here, over-sampling antialiasing approach is performed on tagged pixel information or signal 48 obtained from tag buffer 26 in video memory 10 . Color-value computation is performed by processor logic 8 using tagged pixel signal 48 , texture data 36 from video memory 10 , and geometry data 12 from host processor 2 . Color-value computation 38 may be single-pixel if not tagged, or over-sampling sub-pixels if tagged.
›DETAILED DESCRIPTION · 2 of 2
As shown, sub-pixel color data signal 50 is processed for over-sampling buffer 40 and/or blending sub-pixel color functional block 42 . Preferably, such processing may generally include application, switching, multiplexing, or otherwise selective connection of signal 50 for processing thereof. Additionally, sub-pixel color data signal from prior processing cycle or sample is applied 52 from over-sampling buffer 40 to block 42 . Pixel color signal 54 , 55 is applied to frame buffer 46 from block 42 and color value computation 38 .
Preferably, pixel color signal 55 is applied for non-oversampled pixels, and pixel color signal 54 is applied for oversampled pixels. Note that, in the initial sampling cycle, over-sampling buffer 40 merely stores a value, without such blending processing, which starts in the next sampling cycle.
FIG. 3 is illustrates the sample pixel 57 and over-sampled sub-pixels 58 for finer edge steps per the antialiasing processing with respect to object edge 56 . As shown, representative triangle sets A, B 62 , 60 refer to interpenetrating objects (i.e., having common x, y, z coordinates upon apparent intersection.)
FIG. 4 includes instructive software pseudo-code further illustrating interpenetration detection and pixel z-buffer tagging (Phase 1) 64 and oversampling-type antialiasing and pixel shading (Phase 2), according to one contemplated embodiment for implementing the present invention.
The foregoing described embodiments of the invention are provided as an illustration and description. It is not intended to limit the invention to the precise form described. Other variations and embodiments are possible in light of the above teaching, and it is thus intended that the scope of the invention not be limited by the detailed description, but rather by the claims as follow.
Claims as granted
16 claimsLog in to read the claims of this application.
Log in to unlockClassifications
3 codes- G06T15/40
- G06T15/50
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this application are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockDocuments
Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.
Log in to unlockChain of title
See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.
Log in to unlock