LexDanaLexDanabeta
Inventor

Brian H. Floyd

Inventor
Sunnyvale, CA, US

Overview

20→
Patents
1997–2018
Patent span
Electricity
Primary field (CPC H)

Patents· 20 as inventor

Public. Assignee & technology derived from the patent record. Each patent links to its LexDana page.

H10Dprimary
H10DInorganic electric semiconductor devices28%
H02MApparatus for conversion between ac and ac, between ac and dc, or between dc and dc, and for use with mains or similar power supply systems20%
H03KPulse technique16%
G05FSystems for regulating electric or magnetic variables12%
H04LTransmission of digital information, e.g. telegraphic communication8%
G01KMeasuring temperature4%
G11CStatic stores4%
H04HBroadcast communication4%
H04NPictorial communication, e.g. television4%
PatentTitleYear
9,888,270'High throughput network encryptionusing CCAP'20189,602,414'Apparatus and methods for controlled bandwidth reclamation'20179,484,809'Apparatus and methods for low voltage high PSRR systems'20168,847,671'Methods and circuits for a low input voltage charge pump'20148,487,660'Temperature-stable CMOS voltage reference circuits'20138,487,689'Load switch system driven by a charge pump'20138,441,307'Methods and circuits for a low input voltage charge pump'20138,350,599'Voltage comparators'20138,076,968'Low-input-voltage charge pump'20117,837,384'Process-invariant low-quiescent temperature detection circuit'20107,595,683'Low-input-voltage charge pump'20096,444,527'Method of operation of punch-through field effect transistor'20026,285,177'Short-circuit current-limit circuit'20016,198,312'Low level input voltage comparator'20016,090,716'Method of fabricating a field effect transistor'20006,069,043'Method of making punch-through field effect transistor'20005,998,834'Long channel trench-gated power MOSFET having fully depleted body region'19995,929,481'High density trench DMOS transistor with trench bottom implant'19995,917,216'Trenched field effect transistor with PN depletion barrier'19995,592,005'Punch-through field effect transistor'1997

Career & activity timeline

Assembled from patent assignee/location history and declaration credentials.

1997–2002Patents assigned to SILICONIX INC (7)· patent assignee history
1997–2016Based in Sunnyvale, CA, US· patent location history
2001Patents assigned to IMPALA LINEAR CORP (2)· patent assignee history
2009–2011Patents assigned to FAIRCHILD SEMICONDUCTOR (3)· patent assignee history
2013–2016Patents assigned to FLOYD BRIAN HAROLD (5)· patent assignee history
2013–2014Patents assigned to Aptus Power Semiconductor (4)· patent assignee history
2017–2018Based in Charlotte, NC, US· patent location history

Inventor activity

Assignee and location history derived from the patent record.

Assignees
AssigneePatentsSpan
SILICONIX INC71997–2002
FLOYD BRIAN HAROLDself52013–2016
Aptus Power Semiconductor42013–2014
FAIRCHILD SEMICONDUCTOR32009–2011
IMPALA LINEAR CORP22001
Locations
LocationPatentsSpan
Sunnyvale, California, US181997–2016
Charlotte, NC, US22017–2018