LexDanaLexDanabeta
Inventor

Daniel Chu

Inventor
Folsom, CA, US

Overview

19→
Patents
2006–2021
Patent span
Physics
Primary field (CPC G)

Patents· 19 as inventor

Public. Assignee & technology derived from the patent record. Each patent links to its LexDana page.

G11Cprimary
G11CStatic stores55%
H03KPulse technique17%
G06FElectric digital data processing7%
H10WGeneric packages, interconnections, connectors or other constructional details of devices covered by class h107%
G05FSystems for regulating electric or magnetic variables3%
G06QInformation and communication technology [ict] specially adapted for administrative, commercial, financial, managerial or supervisory purposes3%
H01LSemiconductor devices3%
H03LAutomatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses3%
PatentTitleYear
11,132,667Data processing systems and methods for transmitting and modifying data via a smart data cable202110,719,237Apparatuses and methods for concurrently accessing multiple partitions of a non-volatile memory202010,553,286Tailoring timing offsets during a programming pulse for a memory device202010,482,960Dual demarcation voltage sensing before writes201910,438,659Method and apparatus for multi-level setback read for three dimensional crosspoint memory201910,325,652Cell programming verification201910,037,799Phase change memory with mask receiver201810,032,508Method and apparatus for multi-level setback read for three dimensional crosspoint memory20189,747,977'Methods and systems for verifying cell programming in phase change memory'20179,406,378'Phase change memory with mask receiver'20169,286,975'Mitigating read disturb in a cross-point memory'20169,196,316'Self-disabling chip enable input'20158,913,425'Phase change memory mask'20148,860,488'Apparatuses and method for shifting a voltage level'20148,630,107'Self-disabling chip enable input'20147,570,466'Dual mode negative voltage switching'20097,382,591'Cascode protected negative voltage switching'20087,317,346'Selecting a bias for a level shifting device'20087,116,151'Stress tolerant high voltage back-to-back switch'2006

Career & activity timeline

Assembled from patent assignee/location history and declaration credentials.

2006–2020Patents assigned to INTEL CORP (16)· patent assignee history
2006–2020Based in Folsom, CA, US· patent location history
2014–2017Patents assigned to CHU DANIEL J (2)· patent assignee history
2014–2020Patents assigned to MICRON TECHNOLOGY INC (2)· patent assignee history
2015Patents assigned to CHU DANIEL (1)· patent assignee history
2021Patents assigned to COPPER INC (1)· patent assignee history
2021Based in Reno, NV, US· patent location history

Inventor activity

Assignee and location history derived from the patent record.

Assignees
AssigneePatentsSpan
INTEL CORP162006–2020
CHU DANIEL Jself22014–2017
MICRON TECHNOLOGY INC22014–2020
CHU DANIELself12015
COPPER INC12021
Locations
LocationPatentsSpan
Folsom, California, US182006–2020
Reno, NV, US12021