LexDanaLexDanabeta
Inventor

Akira Ide

Inventor
Tokyo, JP

Overview

64→
Patents
1977–2020
Patent span
Electricity
Primary field (CPC H)

Patents· 64 as inventor

Public. Assignee & technology derived from the patent record. Each patent links to its LexDana page.

G11Cprimary
G11CStatic stores25%
H10WGeneric packages, interconnections, connectors or other constructional details of devices covered by class h1017%
H03KPulse technique13%
H01LSemiconductor devices9%
G05FSystems for regulating electric or magnetic variables6%
H10PGeneric processes or apparatus for the manufacture or treatment of devices covered by class h105%
H03FAmplifiers4%
C08GMacromolecular compounds obtained otherwise than by reactions only involving unsaturated carbon-to-carbon bonds3%
G06FElectric digital data processing3%
H10BElectronic memory devices3%
PatentTitleYear
10,797,033Apparatuses and methods for high sensitivity TSV resistance measurement circuit202010,797,664Apparatuses and methods for a chopper instrumentation amplifier202010,468,386TSV redundancy and TSV test select scheme201910,432,158Apparatuses and methods for a chopper instrumentation amplifier201910,037,971Semiconductor device having plural memory chip20189,766,646'Constant current source circuit'20179,252,091'Semiconductor device having penetrating electrodes each penetrating through semiconductor chip'20169,252,081'Semiconductor device having plural memory chip'20169,252,062'Semiconductor device having optical fuse and electrical fuse'20169,171,588'Semiconductor device capable of performing a read leveling and a write leveling based on an ambient temperature'20159,152,164'Constant current source circuit'20159,136,204'Semiconductor device having penetrating electrodes each penetrating through substrate'20159,117,829'Semiconductor device including guard ring and groove'20158,981,558'Semiconductor device'20158,952,498'Semiconductor device having plural stacked chips'20158,924,903'Semiconductor device having plural memory chip'20148,817,559'Semiconductor device and manufacturing method thereof'20148,765,526'Method of manufacturing semiconductor device including plural semiconductor chips stacked together'20148,737,123'Semiconductor device, information processing system including same, and controller for controlling semiconductor device'20148,735,288'Semiconductor device and information processing system including the same'20148,687,444'Semiconductor device and manufacturing method thereof'20148,653,806'Bandgap reference circuit and method of starting bandgap reference circuit'20148,648,585'Circuit including first and second transistors coupled between an outpout terminal and a power supply'20148,644,086'Semiconductor device having optical fuse and electrical fuse'20148,633,593'Semiconductor device'20148,619,486'Semiconductor memory device incorporating an interface chip for selectively refreshing memory cells in core chips'20138,604,621'Semiconductor device and information processing system including the same'20138,593,899'Semiconductor device, information processing system including same, and controller for controlling semiconductor device'20138,498,831'Semiconductor device, semiconductor device testing method, and data processing system'20138,468,238'Computer product, apparatus and method for generating configuration-information for use in monitoring information technology services'20138,461,690'Semiconductor device capable of suppressing generation of cracks in semiconductor chip during manufacturing process'20138,350,389'Semiconductor device and information processing system including the same'20138,310,382'Semiconductor device having plural semiconductor chips laminated to each other'20128,294,449'Bandgap reference circuit and method of starting bandgap reference circuit'20128,138,743'Band-gap reference voltage source circuit with switchable bias voltage'20128,031,001'Differential amplifier, reference voltage generating circuit, differential amplifying method, and reference voltage generating method'20117,973,582'Timing control circuit and semiconductor storage device'20117,903,492'Semiconductor device'20117,859,339'Differential amplification circuit'20107,772,911'Timing control circuit and semiconductor storage device'20107,750,712'Timing control circuit, timing generation system, timing control method and semiconductor memory device'20107,633,279'Power supply circuit'20097,202,618'Inverter device'20076,717,833'Semiconductor device'20046,175,516'Semiconductor device'20015,717,864'Method for joining a plurality of networks and seceding therefrom'19985,680,066'Signal transition detector circuit'19975,675,548'Semiconductor integrated circuit having logi gates'19975,619,151'Semiconductor device'19975,544,125'Semiconductor integrated circuit having logic gates'19965,502,820'Microprocessor having high speed, low noise output buffers'19965,398,318'High speed, low noise output buffer with non-identical pairs of output transistors'19955,387,827'Semiconductor integrated circuit having logic gates'19955,229,658'Switching circuit'19935,057,713'Bipolar MOS logic circuit and semiconductor integrated circuit'19914,984,207'Semiconductor memory device'19914,961,011'BiMOS current mirror'19904,903,093'Semiconductor integrated circuit device double isolated CMOS input protection resistor'19904,883,988'Current mirror switching circuit'19894,729,882'Process for cleaning mercury-containing gaseous emissions'19884,388,245'Process for preparing organic polyisocyanate compositions'19834,314,048'Aliphatic triisocyanate, a method for preparing it and the preparation of polyurethane resins therewith'19824,176,132'Reaction of organic diisocyanates with water'19794,028,392'Isocyanate prepolymers'1977

Career & activity timeline

Assembled from patent assignee/location history and declaration credentials.

1979–1983Based in Nobeoka, JP· patent location history
1989–2004Patents assigned to HITACHI LTD (15)· patent assignee history
1989–1997Based in Takasaki, JP· patent location history
1998–2013Based in Kawasaki, JP· patent location history
2009–2014Patents assigned to ELPIDA MEMORY INC (23)· patent assignee history
2010–2018Based in Tokyo, JP· patent location history
2012–2015Patents assigned to IDE AKIRA (18)· patent assignee history
2014–2018Patents assigned to PS4 LUXCO SARL (12)· patent assignee history
2015–2020Patents assigned to MICRON TECHNOLOGY INC (5)· patent assignee history
2019–2020Based in Sagamihara, JP· patent location history

Inventor activity

Assignee and location history derived from the patent record.

Assignees
AssigneePatentsSpan
ELPIDA MEMORY INC232009–2014
IDE AKIRAself182012–2015
HITACHI LTD151989–2004
PS4 LUXCO SARL122014–2018
MICRON TECHNOLOGY INC52015–2020
Locations
LocationPatentsSpan
Tokyo, JP362010–2018
Takasaki, JP131989–1997
Sagamihara, JP42019–2020
Nobeoka, JP31979–1983
Kawasaki, JP21998–2013