Inventor
Peter Ramyalal Suaris
Inventor
Camas, WA, US
Overview
Patents· 7 as inventor
Public. Assignee & technology derived from the patent record. Each patent links to its LexDana page.
G06Fprimary
G06FElectric digital data processing47%
G11CStatic stores13%
H03KPulse technique13%
H10BElectronic memory devices13%
H10DInorganic electric semiconductor devices13%
PatentTitleYear
10,042,966Computing resource allocation based on flow graph translation2018RE045110'MPGA products based on a prototype FPGA'20147,716,622'Memory re-implementation for field programmable gate arrays'20107,673,273'MPGA products based on a prototype FPGA'20107,251,803'Memory re-implementation for field programmable gate arrays'20077,203,919'Retiming circuits using a cut-based approach'20076,223,334'Automatic topology synthesis and optimization'2001Career & activity timeline
Assembled from patent assignee/location history and declaration credentials.
2001–2010Based in Camas, WA, US· patent location history
2007–2014Patents assigned to SUARIS PETER RAMYALAL (3)· patent assignee history
2007–2010Patents assigned to CHOU NAN-CHI (2)· patent assignee history
2007–2010Patents assigned to DING YUZHENG (2)· patent assignee history
2007–2010Patents assigned to LIU LUNG-TIEN (2)· patent assignee history
2010–2014Based in Danville, CA, US· patent location history
2014Patents assigned to MADURAWE RAMINDA UDAYA (1)· patent assignee history
2018Based in Woodland Hills, CA, US· patent location history
Inventor activity
Assignee and location history derived from the patent record.
Assignees
| Assignee | Patents | Span |
|---|---|---|
| SUARIS PETER RAMYALALself | 3 | 2007–2014 |
| CHOU NAN-CHI | 2 | 2007–2010 |
| DING YUZHENG | 2 | 2007–2010 |
| LIU LUNG-TIEN | 2 | 2007–2010 |
| MADURAWE RAMINDA UDAYA | 1 | 2014 |
Locations
| Location | Patents | Span |
|---|---|---|
| Camas, Washington, US | 4 | 2001–2010 |
| Danville, California, US | 2 | 2010–2014 |
| Woodland Hills, California, US | 1 | 2018 |