LexDanaLexDanabeta
Inventor

Eric L. Hendrickson

Inventor
Downey, CA, US

Overview

4→
Patents
2012–2019
Patent span
Physics
Primary field (CPC G)

Patents· 4 as inventor

Public. Assignee & technology derived from the patent record. Each patent links to its LexDana page.

G06Fprimary
G06FElectric digital data processing57%
H04LTransmission of digital information, e.g. telegraphic communication29%
G11CStatic stores14%
PatentTitleYear
10,360,096Error handling in transactional buffered memory201910,061,719Packed write completions20189,632,862'Error handling in transactional buffered memory'20178,312,309'Technique for promoting determinism among multiple clock domains'2012

Career & activity timeline

Assembled from patent assignee/location history and declaration credentials.

2012–2019Patents assigned to INTEL CORP (4)· patent assignee history
2012Patents assigned to HACKING LANCE (1)· patent assignee history
2012Patents assigned to HENDRICKSON ERIC L (1)· patent assignee history
2012Patents assigned to HODGES WILLIAM (1)· patent assignee history
2012Patents assigned to MENON SANKARAN (1)· patent assignee history
2012Based in Fountain Valley, CA, US· patent location history
2017–2018Based in Downey, CA, US· patent location history
2019Based in Irvine, CA, US· patent location history

Inventor activity

Assignee and location history derived from the patent record.

Assignees
AssigneePatentsSpan
INTEL CORP42012–2019
HACKING LANCE12012
HENDRICKSON ERIC Lself12012
HODGES WILLIAM12012
MENON SANKARAN12012
Locations
LocationPatentsSpan
Downey, California, US22017–2018
Irvine, California, US12019
Fountain Valley, California, US12012