LexDanaLexDanabeta
Inventor

Yoshitaka Kinoshita

Inventor
Tokyo, JP

Overview

24→
Patents
1992–2021
Patent span
Physics
Primary field (CPC G)

Patents· 24 as inventor

Public. Assignee & technology derived from the patent record. Each patent links to its LexDana page.

G11Cprimary
G11CStatic stores16%
G01CMeasuring distances, levels or bearings11%
H10HInorganic light-emitting semiconductor devices having potential barriers9%
H10WGeneric packages, interconnections, connectors or other constructional details of devices covered by class h109%
G08GTraffic control systems7%
H10DInorganic electric semiconductor devices7%
G09BEducational or demonstration appliances4%
H10NElectric solid-state devices not otherwise provided for4%
A61KPreparations for medical, dental or toiletry purposes2%
B60LPropulsion of electrically-propelled vehicles2%
PatentTitleYear
11,070,034Method for controlling an ionic wind generator with an AC power source and a DC power source202110,793,968Method of production of langatate-based single crystal and langatate-based single crystal202010,648,868Surface acoustic wave device20208,612,082'Device for calculating power consumption of vehicle, information providing device, and information providing method'20138,447,453'Navigation device and navigation system'20138,274,637'Liquid crystal panel having an opening in transparent conductive layer for venting gas'20128,185,310'Navigation server and navigation system'20128,178,889'Semiconductor light emitting element having a single defect concentrated region and a light emitting which is not formed on the single defect concentrated region'20128,076,679'Nitride-based semiconductor light-emitting diode and illuminating device'20117,933,715'Navigation device and navigation system'20117,863,623'Semiconductor light emitting device'20117,865,305'Navigation system'20117,601,985'Semiconductor light-emitting device'20096,566,760'Semiconductor storage device having memory chips in a stacked structure'20036,426,560'Semiconductor device and memory module'20026,115,319'Dynamic RAM having word line voltage intermittently boosted in synchronism with an external clock signal'20005,970,001'Dynamic RAM provided with a defect relief circuit'19995,783,851'Semiconductor device'19985,625,214'Semiconductor device'19975,506,804'Dynamic Random Access Type Semiconductor Device'19965,495,118'Semiconductor device'19965,287,000'Resin-encapsulated semiconductor memory device useful for single in-line packages'19945,276,648'Testing method for a semiconductor memory device'19945,150,325'Bi-CMOS semiconductor memory device, including improved layout structure and testing method'1992

Career & activity timeline

Assembled from patent assignee/location history and declaration credentials.

1992–2003Patents assigned to HITACHI LTD (11)· patent assignee history
1992–1996Patents assigned to HITACHI VLSI ENG (4)· patent assignee history
1992–1996Based in Kokubunji, JP· patent location history
1999–2003Based in Akishima, JP· patent location history
2009–2012Patents assigned to PANASONIC CORP (4)· patent assignee history
2009–2011Based in Kagoshima, JP· patent location history
2011–2013Patents assigned to KINOSHITA YOSHITAKA (6)· patent assignee history
2011–2013Patents assigned to HONDA MOTOR CO LTD (4)· patent assignee history
2011–2013Based in Wako, JP· patent location history
2012–2020Based in Tokyo, JP· patent location history

Inventor activity

Assignee and location history derived from the patent record.

Assignees
AssigneePatentsSpan
HITACHI LTD111992–2003
KINOSHITA YOSHITAKAself62011–2013
HITACHI VLSI ENG41992–1996
HONDA MOTOR CO LTD42011–2013
PANASONIC CORP42009–2012
Locations
LocationPatentsSpan
Tokyo, JP42012–2020
Wako, JP42011–2013
Akishima, JP41999–2003
Kokubunji, JP41992–1996
Kagoshima, JP32009–2011