LexDanaLexDanabeta
Inventor

Yasuhisa Shimazaki

Inventor
Kodaira, JP

Overview

47→
Patents
1999–2020
Patent span
Electricity
Primary field (CPC H)

Patents· 47 as inventor

Public. Assignee & technology derived from the patent record. Each patent links to its LexDana page.

G11Cprimary
G11CStatic stores23%
H10BElectronic memory devices23%
H10DInorganic electric semiconductor devices19%
H01LSemiconductor devices12%
G06FElectric digital data processing9%
H10WGeneric packages, interconnections, connectors or other constructional details of devices covered by class h105%
H03KPulse technique4%
Y02DClimate change mitigation technologies in information and communication technologies [ict], i.e. information and communication technologies aiming at the reduction of their own energy use3%
G01RMeasuring electric variables1%
PatentTitleYear
10,566,047Semiconductor device having multiport memory202010,483,268Semiconductor device including memory cell array with transistors disposed in different active regions201910,304,526Semiconductor integrated circuit device and system201910,224,095Semiconductor device having multiport memory201910,096,608Semiconductor device including memory cell array and power supply region201810,079,055Semiconductor integrated circuit device and system20189,830,975Semiconductor device having multiport memory20179,734,893'Semiconductor integrated circuit device and system'20179,704,873'Semiconductor device including memory cell array with transistors disposed in different active regions'20179,672,872'Semiconductor device having multiport memory'20179,385,133'Semiconductor device including memory cell with transistors disposed in different active regions'20169,378,773'Semiconductor device having multiport memory'20169,368,194'Semiconductor integrated circuit device and system with memory cell array'20169,196,622'Semiconductor device including memory cell array and power supply region'20159,123,435'Semiconductor integrated circuit device'20159,053,975'Semicondutor integrated circuit device and system'20158,957,459'Semiconductor device including memory cell with transistors disposed in different active regions'20158,867,253'Semiconductor device having multiport memory'20148,854,869'Semiconductor integrated circuit device and system'20148,467,214'Semiconductor device having multiport memory'20138,441,843'Semiconductor integrated circuit device'20138,189,358'Semiconductor device having multiport memory'20128,125,845'Semiconductor integrated circuit device and operating method thereof'20128,072,799'Semiconductor integrated circuit device'20118,054,871'Semiconductor device and semiconductor integrated circuit'20117,940,542'Semiconductor device having multiport memory'20117,768,294'Pulse latch circuit and semiconductor integrated circuit'20107,715,223'Semiconductor integrated circuit device'20107,486,126'Semiconductor integrated circuit with pulse generation sections'20097,477,537'Semiconductor integrated circuit device'20097,443,218'Semiconductor integrated circuit with pulsed clock data latch'20087,420,834'Semiconductor integrated circuit device'20087,411,413'Pulse latch circuit and semiconductor integrated circuit'20087,113,421'Semiconductor integrated circuit device'20066,859,917'Semiconductor integrated circuit having high-speed and low-power logic gates with common transistor substrate potentials, design methods thereof, and related program recording medium'20056,842,045'Semiconductor integrated circuit having high-speed and low-power logic gates with common transistor substrate potentials, design methods thereof, and related program recording medium'20056,831,483'Semiconductor integrated circuit having high-speed and low-power logic gates with common transistor substrate potentials, and design data recording medium therefor'20046,753,231'Semiconductor integrated circuit and method for manufacturing the same'20046,671,219'Storage, storage method, and data processing system'20036,601,154'Cache memory employing dynamically controlled data array start timing and a microcomputer using the same'20036,559,006'Semiconductor integrated circuit and method for manufacturing the same'20036,522,565'Semiconductor storage device'20036,436,753'Semiconductor integrated circuit and method for manufacturing the same'20026,389,523'Cache memory employing dynamically controlled data array start timing and a microprocessor using the same'20026,345,010'Semiconductor storage device'20026,070,234'Cacche memory employing dynamically controlled data array start timing and a microcomputer using the same'20005,860,127'Cache memory employing dynamically controlled data array start timing and a microcomputer using the same'1999

Career & activity timeline

Assembled from patent assignee/location history and declaration credentials.

1999–2003Patents assigned to HITACHI LTD (9)· patent assignee history
1999–2004Based in Tachikawa, JP· patent location history
2003–2019Based in Kodaira, JP· patent location history
2004–2010Patents assigned to RENESAS TECH CORP (12)· patent assignee history
2004–2005Based in Richmond, CA, US· patent location history
2005–2020Based in Tokyo, JP· patent location history
2011–2020Patents assigned to RENESAS ELECTRONICS CORP (26)· patent assignee history
2011–2015Patents assigned to SHIMAZAKI YASUHISA (7)· patent assignee history
2011–2015Patents assigned to MAEDA NORIAKI (5)· patent assignee history
2013–2015Based in Kanagawa, JP· patent location history

Inventor activity

Assignee and location history derived from the patent record.

Assignees
AssigneePatentsSpan
RENESAS ELECTRONICS CORP262011–2020
RENESAS TECH CORP122004–2010
HITACHI LTD91999–2003
SHIMAZAKI YASUHISAself72011–2015
MAEDA NORIAKI52011–2015
Locations
LocationPatentsSpan
Kodaira, JP172003–2019
Tokyo, JP162005–2020
Tachikawa, JP91999–2004
Kanagawa, JP22013–2015
Richmond, California, US22004–2005