LexDanaLexDanabeta
Inventor

Jifeng Geng

Inventor
San Diego, CA, US

Overview

18→
Patents
2008–2020
Patent span
Electricity
Primary field (CPC H)

Patents· 18 as inventor

Public. Assignee & technology derived from the patent record. Each patent links to its LexDana page.

H03Lprimary
H03LAutomatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses21%
H04LTransmission of digital information, e.g. telegraphic communication18%
H04BTransmission16%
H03FAmplifiers13%
H03CModulation8%
H04WWireless communication networks8%
G01RMeasuring electric variables3%
G06FElectric digital data processing3%
H03BGeneration of oscillations, directly or by frequency-changing, by circuits employing active elements which operate in a non-switching manner3%
H03DDemodulation or transference of modulation from one carrier to another3%
PatentTitleYear
10,594,530Techniques for successive peak reduction crest factor reduction202010,142,943Techniques and apparatuses for peak to average ratio (PAR) based power management20189,729,110'Radio-frequency device calibration'20179,680,422'Power amplifier signal compensation'20179,112,649'Method and apparatus for predicting signal characteristics for a nonlinear power amplifier'20159,041,464'Circuitry for reducing power consumption'20158,588,720'Signal decimation techniques'20138,531,219'Phase locked loop with digital compensation for analog integration'20138,446,191'Phase locked loop with digital compensation for analog integration'20138,433,026'Multi-rate digital phase locked loop'20138,391,345'Power spectral distribution measurement to facilitate system acquisition'20138,295,418'Adjacent channel interference detection for wireless communication'20128,254,855'Frequency spur detection and suppression'20128,098,103'PLL disturbance cancellation'20128,076,960'Digital phase-locked loop with two-point modulation using an accumulator and a phase-to-digital converter'20117,974,807'Adaptive calibration for digital phase-locked loops'20117,868,672'Digital phase-locked loop with two-point modulation and adaptive delay matching'20117,433,414'Intelligent array radio architecture'2008

Career & activity timeline

Assembled from patent assignee/location history and declaration credentials.

2008–2020Based in San Diego, CA, US· patent location history
2011–2020Patents assigned to QUALCOMM INC (16)· patent assignee history
2011–2015Patents assigned to GENG JIFENG (9)· patent assignee history
2011–2013Patents assigned to BALLANTYNE GARY J (4)· patent assignee history
2011–2013Patents assigned to FILIPOVIC DANIEL F (4)· patent assignee history
2012–2015Patents assigned to KOMNINAKIS CHRISTOS (2)· patent assignee history

Inventor activity

Assignee and location history derived from the patent record.

Assignees
AssigneePatentsSpan
QUALCOMM INC162011–2020
GENG JIFENGself92011–2015
BALLANTYNE GARY J42011–2013
FILIPOVIC DANIEL F42011–2013
KOMNINAKIS CHRISTOS22012–2015
Locations
LocationPatentsSpan
San Diego, California, US182008–2020