USPatentGranted
I4

Monolithically integrated semiconductor structure containing at least two devices in a common zone and technique for preventing parasitic transistor action

Granted 4 Apr 1978 · no office action yet

Current assignee: International Business Machines Corporation · originally International Business Machines

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Horst H. Berger, Siegfried K. Wiedmann · Examiner: · AU 254 · TC 2500

Application
801433
filed 20 May 1977
Publication
Not published
not published
Patent· this page
US T969010
granted 4 Apr 1978

Life of the patent

2 dated events
⤢ drag to zoomApr 1977Jul 1977Oct 1977Jan 1978Apr 1978Prosecution
Prosecutionhover for detail · click to open

Abstract

to prevent a parasitic lateral transistor or thyristor effect in an integrated structure including a transistor and a further device sharing one common zone, a doped region which is more highly doped with regard to the common zone and which simultaneously constitutes a contact region is arranged between the components to be separated. This separating and contact region acts as a barrier reflecting an undesired minority carrier current flow injected from the further device. In the preferred embodiment, the transistor structure is a bipolar transistor and the further semiconductor device is a Schottky diode integrated into the collector zone of the bipolar transistor.

Classifications

9 codes
IPC · International Patent Classification
Section H — Electricity
  • H01L27/07
  • H01L27/02
  • H01L29/08
USPC · US Patent Classification
357/46357/15357/50357/90357/48357/89

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

Pendency
0.9 y
319 days filing → grant
Office actions
0
on the grant's record
Citations: 0 back · 0 forward

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Log in to unlock

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Log in to unlock

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.

Log in to unlock