A display module including an array substrate, wherein gate lines are arranged on the array substrate, pixel units are arranged between adjacent gate lines, Thin Film Transistors TFTs are arranged in the pixel units, and each of the gate lines is connected to gates of TFTs corresponding to the gate line, wherein the display module further includes a gate driving circuit for driving gates of TFTs corresponding to the gate lines connected thereto, the gate driving circuit includes:nat least two stages of shift registers connected in cascade,wherein each stage of shift register includes a first output terminal and a second output terminal,wherein the first output terminal is connected to an enable signal input terminal of a next stage of shift register so as to output a next stage enable signal to the next stage of shift register, and the second output terminal is connected to a corresponding gate line so as to apply a gate driving signal on the gates of TFTs through the corresponding gate line.wherein each stage of shift register includes a pull-up unit connected to a pull-up node, a first clock signal terminal, the first output terminal and the second output terminal, respectively, for, when a pull-up signal at a high level is detected, outputting a next stage enable signal to the next stage of shift register through the first output terminal and outputting the gate driving signal to the corresponding gate line through the second output terminal according to an first clock signal acquired;each stage of shift register further includes a pull-down unit connected to the pull-up node, a pull-down node, a second clock signal terminal and a low voltage maintaining terminal, respectively, for pulling-down a potential of the second output terminal and the potential of the pull-up node when a pull-down signal at a high level is detected and for pulling-down the potential of the second output terminal when a second clock signal at a high level is detected, wherein the second clock signal and the first clock signal are inverted to each other;each stage of shift register further includes a pull-down driving unit connected to the pull-down node, the pull-up node, the low voltage maintaining terminal and the second clock signal terminal, respectively, for outputting the pull-down signal at the high level when the second clock signal at the high level and the pull-up signal at a low level are detected.
›12.↳ 11The display module of claim 11, wherein each stage of shift register further includes a pull-up driving unit connected to the pull-up node and an enab…d2
The display module of claim 11, wherein each stage of shift register further includes a pull-up driving unit connected to the pull-up node and an enable signal input terminal, respectively, for pulling-up a potential of the pull-up node when an enable signal is acquired, so as to drive the pull-up unit to output the next stage enable signal and the gate driving signal according to the first clock signal.
›13.↳ 11The display module of claim 11, wherein each stage of shift register further includes a reset unit connected to the pull-up node, the second output te…d2
The display module of claim 11, wherein each stage of shift register further includes a reset unit connected to the pull-up node, the second output terminal, the low voltage maintaining terminal and a reset signal input terminal, respectively, for resetting the pull-up node and the second output terminal when a reset signal is detected.
›14.↳ 11A display device including the display module of claim 11.d2
A display device including the display module of claim 11.
›15.↳ 11The display module of claim 11, wherein the pull-down driving unit includes a seventh switching transistor, an eighth switching transistor, a ninth sw…d2
The display module of claim 11, wherein the pull-down driving unit includes a seventh switching transistor, an eighth switching transistor, a ninth switching transistor and a tenth switching transistor,nwherein the seventh switching transistor includes a first terminal, a second terminal and a third terminal, the first terminal and the second terminal of the seventh switching transistor are connected to the second clock signal terminal, and the third terminal of the seventh switching transistor is connected to a pull-down control node;wherein the eighth switching transistor includes a first terminal, a second terminal and athird terminal, the first terminal of the eighth switching transistor is connected to the pull-down control node, the second terminal of the eighth switching transistor is connected to the second clock signal terminal, and the third terminal of the eighth switching transistor is connected to the pull-down node;wherein the ninth switching transistor includes a first terminal, a second terminal and a third terminal, the tenth switching transistor includes a first terminal, a second terminal and a third terminal, the first terminal of the ninth switching transistor and the first terminal of the tenth switching transistor are connected to the pull-up node, the second terminal of the ninth switching transistor is connected to the pull-down control node, the second terminal of the tenth switching transistor is connected to the pull-down node, and the third terminal of the ninth switching transistor and the third terminal of the tenth switching transistor are connected to the low voltage maintaining terminal.
›16.↳ 11The display module of claim 11, wherein the gate driving circuit includes a first gate driving circuit and a second gate driving circuit formed on two…d2
The display module of claim 11, wherein the gate driving circuit includes a first gate driving circuit and a second gate driving circuit formed on two sides of an array substrate, respectively, wherein the second output terminal of each stage of shift register in the first gate driving circuit is connected to the second output terminal of a corresponding stage of shift register in the second gate driving circuit,nwherein driving is performed from the two sides of the array substrate to the center of the array substrate when the gates of TFTs are driven.
