USPatentGranted
B2

Compiler-controlled region scheduling for SIMD execution of threads

Granted 1 Mar 2016 · 4 office actions

Assignee: NVidia

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Gregory Diamos, Mojtaba Mehrara · Examiner: Tuan Vu · AU 2193 · TC 2100

Life of the patent

3 dated events
⤢ drag to zoomJan 2013Jul 2013Jan 2014Jul 2014Jan 2015Jul 2015Jan 2016Prosecution
Prosecutionhover for detail · click to open

Abstract

A compiler-controlled technique for scheduling threads to execute different regions of a program. A compiler analyzes program code to determine a control flow graph for the program code. The control flow graph contains regions and directed edges between regions. The regions have associated execution priorities. The directed edges indicate the direction of program control flow. Each region has a thread frontier which contains one or more regions. The compiler inserts one or more update predicate mask variable instructions at the end of a region. The compiler also inserts one or more conditional branch instructions at the end of the region. The conditional branch instructions are arranged in order of execution priority of the regions in the thread frontier of the region, to enforce execution priority of the regions at runtime.

Claims

20 · 3 independent · depth 4
1234567891011121314151617181920
20 granted claims

Classifications

2 codes
IPC · International Patent Classification
Section G — Physics
  • G06F9/30
  • G06F9/45

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

Pendency
3.2 y
1,177 days filing → grant
Office actions
2
non-final + final
Responses
2
1 RCE
Examiner
Tuan Vu
art unit 2193 · TC 2100
Citations: 15 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Log in to unlock

Priority chain

1 priority documents
›Priority documents — 1
TypeDocumentDate
related publicationUS 20140165049 A112 Jun 2014

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Log in to unlock

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.

Log in to unlock