USPatentGranted
B2

Electronic biasing circuit for constant transconductance

Granted 1 Dec 2015 · no office action yet

Current assignee: Dialog Semiconductor B.V. · originally Renesas Electronics Corporation

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Michail Papamichail · Examiner: Henry Choe · AU 2842 · TC 2800

Life of the patent

3 dated events
⤢ drag to zoomMayJunJulAugSepOctNovDec2016Prosecution
Prosecutionhover for detail · click to open

Abstract

An electronic biasing circuit provides a DC bias voltage to a circuit to be biased. The biasing circuit has a first transistor and a second transistor. A gate of the first transistor is connected to a gate of the second transistor and supplies the DC bias voltage. A source of the first transistor is connected to a supply reference voltage. A source of the second transistor is connected to the supply reference voltage via a resistor element. The currents flowing through the first and second transistor are forced to be equal. A third transistor is connected in series with the first transistor and a fourth transistor is connected in series with the second transistor. Currents flowing through the third and fourth transistors are forced to be equal.

Claims

28 · 2 independent · depth 4
12345678910111213141516171819202122232425262728
28 granted claims

Classifications

3 codes
IPC · International Patent Classification
Section H — Electricity
  • H03F3/16
  • H03F1/30
  • H03F3/04

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

Pendency
0.5 y
176 days filing → grant
Office actions
0
none on record
Responses
0
1 RCE
Examiner
Henry Choe
art unit 2842 · TC 2800
Citations: 14 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Log in to unlock

Priority chain

1 priority documents
›Priority documents — 1
TypeDocumentDate
related publicationUS 20150270812 A124 Sep 2015

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Log in to unlock

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.

Log in to unlock