Dual-string digital-to-analog converters (DACs), and related circuits, systems, and methods are disclosed. In embodiments disclosed herein, a primary voltage divider of the dual string-DAC is comprised of at least one adjusting circuit. The adjusting circuit is configured to maintain the ideal voltage of a selected resistor node pair across a secondary voltage divider circuit in response to a primary switch unit selecting a selected resistor node pair. In this manner, impedance isolation is not required between a primary voltage divider and the secondary voltage divider circuit of the dual-string DAC. As a result, as non-limiting examples, the area on an integrated circuit (IC) for a dual-string DAC may be decreased, power consumption of the DAC may be decreased, and/or the dual-string DAC may have increased performance by not requiring a settling time.

Claims

28 · 3 independent · depth 6

28 granted claims

›1.independentA primary voltage divider of a dual-string digital-to-analog converter (DAC), comprising:na primary resistor string having a total resistance, the pri…+25

›2.↳ 1The primary voltage divider of claim 1 not comprising an isolating circuit coupled between the primary voltage divider and the secondary voltage divid…d2

›3.↳ 1The primary voltage divider of claim 1, wherein the at least one adjusting circuit is comprised of at least one first adjusting circuit providing the …d2+19

›4.↳ 3The primary voltage divider of claim 3, wherein:na resistance of the selected resistor node pair is comprised of a primary resistance (Rp) and the at …d3

›5.↳ 3The primary voltage divider of claim 3, wherein the at least one adjusting circuit further comprises:na second adjusting circuit configured to include…d3+10

›6.↳ 5The primary voltage divider of claim 5, wherein:nthe second adjusting circuit further comprises at least one second switch configured to include or no…d4

›7.↳ 5The primary voltage divider of claim 5, wherein:nthe second adjusting circuit is further configured to adjust a resistance of the primary resistor str…d4+2

›14.↳ 5The primary voltage divider of claim 5, wherein:nthe second adjusting circuit further comprises at least one second switch configured to include or no…d4+3

›15.↳ 14The primary voltage divider of claim 14, wherein:nthe at least one second fractional resistance of the second adjusting circuit comprises a plurality …d5+1

›17.↳ 14The primary voltage divider of claim 14, wherein the at least one first fractional resistance is common among at least two of the plurality of resisto…d5

›18.↳ 5The primary voltage divider of claim 5, wherein:nthe second adjusting circuit further comprises a single second switch configured to include or not in…d4+1

›10.↳ 3The primary voltage divider of claim 3, wherein the selected resistor node pair comprises a primary resistance coupled in series with the at least one…d3

›11.↳ 3The primary voltage divider of claim 3, wherein the at least one first adjusting circuit further comprises at least one first switch configured to cou…d3

›12.↳ 3The primary voltage divider of claim 3, wherein the at least one first adjusting circuit further comprises at least one first switch configured to not…d3

›13.↳ 3The primary voltage divider of claim 3, wherein:nthe at least one first fractional resistance is comprised of a shared fractional resistance; andthe a…d3

›20.↳ 3The primary voltage divider of claim 3, wherein the at least one adjusting circuit comprises at least one current source coupled to the primary voltag…d3+2

›23.↳ 1The primary voltage divider of claim 1, wherein the at least one adjusting circuit comprises at least one current source coupled to the secondary volt…d2+1

›25.↳ 1The primary voltage divider of claim 1 integrated into a semiconductor die.d2

›26.↳ 1The primary voltage divider of claim 1, further comprising a device selected from the group consisting of a set top box, an entertainment unit, a navi…d2

›27.independentA primary voltage divider of a dual-string digital-to-analog converter (DAC) for dividing a total voltage across a series of resistive nodes, wherein …

›28.independentA method of dividing voltage in a dual-string digital-to-analog converter (DAC) comprising:ndividing a total voltage, a primary resistor string having…

Classifications

6 codes

IPC · International Patent Classification

Section H — Electricity

H03M1/78
H03M1/76
H03M1/66

USPC · US Patent Classification

341/145341/144341/154

Claim changes

Soon

Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

Pendency

1.5 y

550 days filing → grant

Office actions

none on record

Examiner

Khai M Nguyen

art unit 2845 · TC 2800

Law firm

Law firm · Log in to unlock

Citations: 19 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.