Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals
Granted 2 Apr 2013 · 2 office actions
Current assignee: Peregrine Semiconductor · originally Murata Manufacturing Co., Ltd.
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Tero Tapio Ranta, Robert W. Greene, Robert Mark Englekirk, Christopher N. Brindle +1 · Examiner: Lincoln Donovan · AU 2816 · TC 2800
Life of the patent
4 dated eventsAbstract
Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals are described. Such devices and method include use of symmetrical compensation capacitances, symmetrical series capacitors, or symmetrical sizing of the elements of the stack.
Claims
10 · 4 independent · depth 2Classifications
4 codes- H03K17/687
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this patent are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockTerm & fees
See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.
Log in to unlockPriority chain
2 priority documents›Priority documents — 2
| Type | Document | Date |
|---|---|---|
| provisional | US 61067634 | 28 Feb 2008 |
| related publication | US 20110001544 A1 | 6 Jan 2011 |
Validity challenges
See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.
Log in to unlockCitations
See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.
Log in to unlock