A circuit is constituted by a plurality of n-channel-type transistors, the circuit including: among the plurality of transistors, a transistor including a drain terminal for receiving a voltage of VDD, a source terminal, and a gate terminal for receiving an input signal; among the plurality of transistors, a transistor including a drain terminal for receiving the voltage of VDD, a source terminal connected to an output terminal, and a gate terminal connected to the source terminal of the transistor; and a capacitor provided between a node and a clock terminal for receiving a clock signal. In at least one embodiment, the clock signal inputted into the clock terminal has a frequency higher than that of an output signal outputted from the output terminal. Therefore, it is possible to provide: a semiconductor device constituted by transistors of the same conductivity type, which semiconductor device can output a stable signal by preventing a reduction in electric potential level; and a display device including the semiconductor device.

Claims

12 · 2 independent · depth 3

12 granted claims

›1.independentA semiconductor device constituted by a plurality of transistors of a same conductivity type, the semiconductor device comprising:namong the plurality…+8

›2.↳ 1The semiconductor device as set forth in claim 1, further comprising:namong the plurality of transistors, a third transistor including a first termina…d2+1

›4.↳ 1The semiconductor device as set forth in claim 1, further comprising:namong the plurality of transistors, a fifth transistor including a first termina…d2

›5.↳ 1The semiconductor device as set forth in claim 1, further comprising:namong the plurality of transistors, a sixth transistor which outputs the input s…d2

›6.↳ 1The semiconductor device as set forth in claim 1, further comprising:namong the plurality of transistors, a seventh transistor including a first termi…d2

›7.↳ 1The semiconductor device as set forth in claim 1, further comprising:namong the plurality of transistors, an eighth transistor including a first termi…d2

›9.↳ 1The semiconductor device as set forth in claim 1, wherein:nthe clock signal has such a waveform that a high level and a low level are repeated alterna…d2

›10.↳ 1A display device comprising:na semiconductor device as set forth in claim 1.d2

›8.independentA semiconductor device constituted by a plurality of transistors of a same conductivity type, the semiconductor device comprising:namong the plurality…+2

Classifications

7 codes

IPC · International Patent Classification

Section H — Electricity

H03B1/00

USPC · US Patent Classification

327/108327/534331/18327/427327/112327/157

Claim changes

Soon

Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoom

USPTOApplicanthover for detail · click to open

Pendency

4.5 y

1,659 days filing → grant

Office actions

non-final + final

Responses

2 RCE

Examiner

Shikha Goyal

art unit —

Law firm

Law firm · Log in to unlock

Citations: 62 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Priority chain

1 priority documents

›Priority documents — 1

Type	Document	Date
related publication	US 20100244946 A1	30 Sep 2010

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.