The invention relates to a configurable low noise amplifier circuit which is configurable between a first topology in which the low noise amplifier circuit includes a degeneration inductance whereby the low noise amplifier circuit operates as an inductively degenerated low noise amplifier, and a second topology in which the low noise amplifier circuit includes a feedback resistance whereby the low noise amplifier circuit operates as a resistive feedback low noise amplifier.

Claims

19 · 2 independent · depth 3

19 granted claims

›1.independentA configurable low noise amplifier circuit, said low noise amplifier circuit being configurable via a switching arrangement between one of:na first to…+17

›2.↳ 1A configurable low noise amplifier circuit according to claim 1, wherein said feedback resistance comprises a feedback resistor connected between the …d2+2

›3.↳ 1A configurable low noise amplifier circuit according to claim 1, wherein said first and/or said second topology switching means comprise switching tra…d2

›4.↳ 1A configurable low noise amplifier circuit according to claim 1, said circuit comprising a first cascode transistor connected to a second output termi…d2

›5.↳ 1A configurable low noise amplifier circuit according to claim 1, said circuit comprising a decoupling capacitor connected between said input terminal …d2

›8.↳ 1A configurable low noise amplifier circuit according to claim 1, wherein said first topology comprises a capacitor connected between the first output …d2

›9.↳ 1A configurable low noise amplifier circuit according to claim 1, said circuit comprising a configurable load connected to a first output of said circu…d2

›10.↳ 1A configurable low noise amplifier circuit according to claim 1, the circuit comprising a second input transistor whereby the low noise amplifier circ…d2+5

›11.↳ 10A configurable low noise amplifier circuit according to claim 10, wherein the said low noise amplifier circuit is configured in said second topology, …d3

›12.↳ 10A configurable low noise amplifier circuit according to claim 10, wherein said degeneration inductor comprises a centre-tap differential degeneration …d3

›13.↳ 10A configurable low noise amplifier circuit according to claim 10, wherein said feedback resistance comprises a further feedback resistor connected bet…d3

›14.↳ 10A configurable low noise amplifier circuit according to claim 10, wherein said first topology switching means is connected between said first output t…d3

›15.↳ 10A configurable low noise amplifier circuit according to claim 10, wherein when said low noise amplifier circuit is configured in said second topology,…d3

›16.↳ 1A radio-frequency semiconductor integrated circuit comprising one or more configurable low noise amplifier circuits according to claim 1.d2

›17.↳ 1A radio-frequency module comprising one or more radio-frequency filter circuits coupled to one or more configurable low noise amplifier circuits accor…d2

›18.↳ 1A device comprising a configurable low noise amplifier circuit according to claim 1.d2

›19.independentA method of configuring a low noise amplifier circuit comprising applying one of:na first set of one or more control signals to said circuit to config…

Classifications

3 codes

IPC · International Patent Classification

Section H — Electricity

H03G3/30

USPC · US Patent Classification

330/283330/311

Claim changes

Soon

Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoom

USPTOApplicanthover for detail · click to open

Pendency

0.8 y

278 days filing → grant

Office actions

non-final + final

Responses

no RCE

Examiner

Hieu Nguyen

art unit 2817 · TC 2800

Law firm

Law firm · Log in to unlock

Citations: 32 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.