Semiconductor module having semiconductor device mounted on device mounting substrate
Granted 14 Aug 2012 · 2 office actions
Current assignee: Sanyo Electric Co., Ltd. (Panasonic) · originally Panasonic
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Atsunobu Suzuki, Takahiro Fujii, Koichi Saito, Yasuyuki Yanase · Examiner: Thanh Nguyen · AU 2893 · TC 2800
Life of the patent
3 dated eventsAbstract
A semiconductor module includes: an insulating resin layer; a wiring layer which is provided on one main surface of the insulating resin layer and which includes an external connection region; bump electrodes which are electrically connected to the wiring layer and each of which is formed such that it protrudes from the wiring layer toward the insulating resin layer; a semiconductor device which is provided on the other main surface of the insulating resin layer and which includes device electrodes connected to the bump electrode; and a wiring protection layer provided on the wiring layer and the insulating resin layer so as to expose the external connection region. In the semiconductor module, the outer edge portion of the wiring protection layer is in contact with the external edge portion of the semiconductor device such that it shields at least a part of the semiconductor resin layer at the side edge.
Claims
5 · 1 independent · depth 2Classifications
8 codes- H01L23/48
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this patent are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockTerm & fees
See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.
Log in to unlockPriority chain
1 priority documents›Priority documents — 1
| Type | Document | Date |
|---|---|---|
| related publication | US 20100193946 A1 | 5 Aug 2010 |
Validity challenges
See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.
Log in to unlockCitations
See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.
Log in to unlock