USPatentGranted
B2

Semiconductor module having semiconductor device mounted on device mounting substrate

Granted 14 Aug 2012 · 2 office actions

Life of the patent

3 dated events
⤢ drag to zoomJan 2010Apr 2010Jul 2010Oct 2010Jan 2011Apr 2011Jul 2011Oct 2011Jan 2012Apr 2012Jul 2012Oct 2012Prosecution
Prosecutionhover for detail · click to open

Abstract

A semiconductor module includes: an insulating resin layer; a wiring layer which is provided on one main surface of the insulating resin layer and which includes an external connection region; bump electrodes which are electrically connected to the wiring layer and each of which is formed such that it protrudes from the wiring layer toward the insulating resin layer; a semiconductor device which is provided on the other main surface of the insulating resin layer and which includes device electrodes connected to the bump electrode; and a wiring protection layer provided on the wiring layer and the insulating resin layer so as to expose the external connection region. In the semiconductor module, the outer edge portion of the wiring protection layer is in contact with the external edge portion of the semiconductor device such that it shields at least a part of the semiconductor resin layer at the side edge.

Claims

5 · 1 independent · depth 2
12345
5 granted claims

Classifications

8 codes
IPC · International Patent Classification
Section H — Electricity
  • H01L23/48
USPC · US Patent Classification
257/737257/738257/E21.001257/780257/E23.141257/788257/787

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

Pendency
2.5 y
928 days filing → grant
Office actions
1
after a restriction
Responses
1
no RCE
Examiner
Thanh Nguyen
art unit 2893 · TC 2800
Citations: 2 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Log in to unlock

Priority chain

1 priority documents
›Priority documents — 1
TypeDocumentDate
related publicationUS 20100193946 A15 Aug 2010

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Log in to unlock

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.

Log in to unlock