Dynamic core swapping

An apparatus comprising:na first core of a plurality of cores having a first instruction set to execute a program at a first performance level, the first core stopping executing the program when a triggering event occurs;a second core of the plurality of cores having a second instruction set compatible with the first instruction set and having a second performance level different than the first performance level, the second core being in a power down state when the first core is executing the program; anda circuit coupled to the first and second cores, the circuit upon receiving the triggering event to provide a signal to the first core to commence a power down sequence, the circuit to power up the second core after the first core stops executing the program such that the second core continues executing the program at the second performance level, wherein the circuit provides that only one of the plurality of cores is to execute the program at any time, the other cores of the plurality of cores being powered down.

A method comprising:nexecuting a program at a first performance level by a first core of a plurality of cores having a first instruction set;receiving a triggering event at a circuit coupled with the first core and a second core of the plurality of cores;sending a signal from the circuit to the first core to commence a power down sequence;stopping executing the program by the first core;the circuit powering up the second core after the first core is powered down and stops executing the program, the second core having a second instruction set compatible with the first instruction set and having a second performance level different than the first performance level, the second core being in a power down state when the first core is executing the program; andcontinuing executing the program at the second performance level by the second core;wherein only one of the plurality of cores is to execute the program at any time, the other cores of the plurality of cores being powered down.

A system comprising:na memory to store a program; anda multi-core processor coupled to the memory to execute the program at different performance levels and different power levels, the processor comprising:na first core having a first instruction set to execute the program at a first performance level, the first core stopping executing the program when a triggering event occurs,a second core having a second instruction set compatible with the first instruction set and having a second performance level different than the first performance level, the second core being in a power down state when the first core is executing the program, anda circuit coupled to the first and second cores, the circuit upon receiving the triggering event to provide a signal to the first core to commence a power down sequence, the circuit to power up the second core after the first core stops executing the program such that the second core continues executing the program at the second performance level, wherein the circuit provides that only one of the cores of the processor is to execute the program at any time, the other cores of the processor being powered down.