USPatentGranted

Apparatus and manufacturing method for semiconductor device adopting an interlayer contact structure

Granted 29 May 2001 · no office action yet

Current assignee: Samsung Electronics Co., Ltd. · originally Samsung Electronics

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Bong-young Yoo, Nae-in Lee, Dae-hong Ko, Young-wook Park · Examiner: Eddie Lee

Application
258292
filed 26 Feb 1999
Publication
Not published
not published
Patent· this page
US 6,239,493
granted 29 May 2001

Life of the patent

3 dated events
⤢ drag to zoom20002002200420062008201020122014201620182020ProsecutionTerm & fees
ProsecutionTerm & feeshover for detail · click to open

Abstract

A semiconductor device adopting an interlayer contact structure between upper and lower conductive layers and a method of manufacturing the semiconductor device adopting the structure are provided. The lower conductive layer includes a first conductive layer and a first silicide layer stacked together. The upper conductive layer includes a second conductive layer doped with impurities and a second silicide layer stacked together. In the interlayer contact structure, the first and second conductive layers are in direct contact with each other. This decreases the contact resistance between the two conductive layers and improves the electrical properties of the device.

Claims

21 · 6 independent · depth 2
123456789101112131415161718192021
21 granted claims

Classifications

8 codes
USPC · US Patent Classification
257/754257/905257/755257/906257/754257/908257/756257/907

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

Pendency
2.3 y
823 days filing → grant
Office actions
0
on the grant's record
Examiner
Eddie Lee
art unit —
Citations: 21 back · 0 forward

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Log in to unlock

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Log in to unlock

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.

Log in to unlock