USPatentGranted

Multi-mode power converters incorporating balancer circuits and methods of operation thereof

Granted 30 Jan 2001 · no office action yet

Current assignee: Samsung Electronics Co., Ltd. · originally Samsung Electronics

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: William J. Raddi, Robert W. Johnson, Jr. · Examiner: Peter S. Wong

Application
575042
filed 19 May 2000
Publication
Not published
not published
Patent· this page
US 6,181,581
granted 30 Jan 2001

Life of the patent

2 dated events
⤢ drag to zoomAprMayJunJulAugSepOctNovDec2001FebMarAprProsecution
Prosecutionhover for detail · click to open

Abstract

A power converter includes first and second voltage busses and a neutral bus. A first switching circuit, e.g., a rectifier circuit, is operative to selectively couple an input node thereof to the first and second voltage busses. A balancer circuit is operative to selectively couple the neutral bus to the first and second voltage busses such that relative magnitudes of respective first and second voltages on the first and second voltage busses are controlled responsive to respective first and second rates at which the balancer circuit couples the first and second voltage busses to the neutral bus. A second switching circuit, e.g., an inverter circuit, is operative to selectively couple the first and second voltage busses to a load connected at an output node thereof. The balancer circuit preferably includes first and second switches operative to selectively couple respective ones of the first and second voltage busses to the neutral bus through an inductance such that the relative magnitudes of the first and second voltages are controlled responsive to respective first and second duty cycles of the first and second switches. The power converter is capable of multiple operating modes and suitable for use in uninterruptible power supplies (UPSs).

Claims

42 · 3 independent · depth 6
123456789101112131415161718192021222324252627282930313233343536373839404142
42 granted claims

Classifications

4 codes
USPC · US Patent Classification
363/37363/58363/132307/66

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

Pendency
0.7 y
256 days filing → grant
Office actions
0
on the grant's record
Examiner
Peter S. Wong
art unit —
Citations: 10 back · 0 forward

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Log in to unlock

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Log in to unlock

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.

Log in to unlock