USPatentGranted
B2

Ripple suppression circuit, suppression method and LED lighting apparatus

Granted 20 Aug 2019 · 2 office actions

Current assignee: Silergy Semiconductor Technology (Hangzhou) Ltd · originally Silergy

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Qiukai Huang, Jian Deng · Examiner: Dedei K Hammond · AU 2844 · TC 2800

Life of the patent

8 dated events
⤢ drag to zoom20182020202220242026202820302032203420362038ProsecutionTerm & fees
ProsecutionTerm & feeshover for detail · click to open

Abstract

A ripple suppression circuit configured to suppress a current ripple provided to a load by a DC converter, can include: a ripple voltage sampling circuit coupled to output terminals of the DC converter, where the ripple voltage sampling circuit is configured to generate a ripple reference voltage that represents a ripple voltage of an output voltage of the DC converter; and a voltage regulation circuit coupled to the load and the ripple voltage sampling circuit, where the voltage regulation circuit is controllable by the ripple reference voltage such that a voltage across the voltage regulation circuit is consistent with the ripple voltage.

Description

8 parts
›RELATED APPLICATIONS

This application is a continuation of the following application, U.S. patent application Ser. No. 15/368,802, filed on Dec. 5, 2016, and which is hereby incorporated by reference as if it is set forth in full in this specification, and which also claims the benefit of Chinese Patent Application No. 201510980124.5, filed on Dec. 22, 2015, which is incorporated herein by reference in its entirety.

›FIELD OF THE INVENTION

The present invention generally relates to the field of power electronics, and more particularly to ripple suppression circuits, suppression methods, and associated LED lighting apparatuses.

›BACKGROUND

Output signals of a switching power supply configured to drive an LED load generally include ripple components. For example, output current of a switching power supply may include a ripple component of a power frequency or a lower frequency. Thus, the output voltage of the switching power supply may also include such ripple components. When the output signals are directly configured to drive LED load, flicker or stroboscopic effects may occur.

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic block diagram of an example ripple suppression circuit.

FIG. 2 is a schematic block diagram of an example LED driving circuit having a ripple suppression circuit, in accordance with embodiments of the present invention.

FIG. 3 is a waveform diagram of example operation of the ripple suppression circuit, in accordance with embodiments of the present invention.

FIG. 4 is a schematic block diagram of another example LED driving circuit having a ripple suppression circuit, in accordance with embodiments of the present invention.

FIG. 5 is a schematic block diagram of yet another example LED driving circuit having a ripple suppression circuit, in accordance with embodiments of the present invention.

FIG. 6 is a schematic block diagram of still yet another example LED driving circuit having a ripple suppression circuit, in accordance with embodiments of the present invention.

FIG. 7 is a flow diagram of an example ripple suppression method, in accordance with embodiments of the present invention.

›DETAILED DESCRIPTION · 1 of 4

Reference may now be made in detail to particular embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention may be described in conjunction with the preferred embodiments, it may be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents that may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it may be readily apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, processes, components, structures, and circuits have not been described in detail so as not to unnecessarily obscure aspects of the present invention.

In many switching power supplies, an electrolytic capacitor of a relatively large capacitance is employed to store energy, and to provide a DC voltage to the LED load, through which the ripple component of the output current can be decreased. However, by this implementation, power factor correction (PFC) may not be achieved, and the service life of electrolytic capacitor can become a large issue as to the lifetime of the system. For such switching power supplies, a PFC circuit can be added in order to improve the power factor, to improve the efficiency and to increase the lifetime of the power supply. For a constant output current topology of a single stage PFC circuit, the power efficiency can be greater than 92%; however, the ripple components (e.g., at the power frequency) of this kind of switching power supply or DC converters of this topology may be substantially high.

Referring now to FIG. 1 , shown is a schematic block diagram of an example ripple suppression circuit. This example ripple suppression circuit can include transistor Q 1 and resistor Rs coupled in series between the negative terminal of the LED load and the ground terminal, voltage averaging circuit 11 , and error amplifier 12 . The drain of transistor Q 1 can connect to the negative terminal of LED load, the source of transistor Q 1 can connect to resistor Rs, and the gate of transistor Q 1 can connect to the output of error amplifier 12 . The inverting input terminal of error amplifier 12 can connect to a common node between transistor Q 1 and resistor Rs, that is source of transistor Q 1 . Voltage averaging circuit 11 can connect between the inverting and non-inverting input terminals of error amplifier 12 , and can generate an average voltage of the voltage at the inverting terminal that may be provided to the non-inverting input terminal. For example, voltage averaging circuit 11 can be a low-pass filter circuit.

Because driving current I LED that flows through the LED load also flows through resistor Rs, voltage Vs at the common node between resistor Rs and transistor Q 1 may vary along with driving current I LED . Voltage Vs can be averaged by voltage averaging circuit 11 in order to generate voltage Va. Voltage Vs may be provided to the inverting input terminal of error amplifier 12 , and voltage Va can be provided to the non-inverting input terminal of error amplifier 12 . Therefore, the output voltage of error amplifier 12 may vary along with the error between voltages Vs and Va. Error between voltages Vs and Va can represent the ripple component of driving current I LED . The gate of transistor Q 1 may be driven by the output voltage of error amplifier 12 to operate in a linear mode; therefore, driving current I LED can be correspondingly regulated such that the error between voltage Vs and voltage Va is substantially zero. However, when driving current I LED is reduced, the average current of driving current I LED may not be correctly obtained, which may not eliminate the influence to the LED load due to ripple components.

In one embodiment, a ripple suppression circuit configured to suppress a current ripple provided to a load by a DC converter, can include: (i) a ripple voltage sampling circuit coupled to output terminals of the DC converter, where the ripple voltage sampling circuit is configured to generate a ripple reference voltage that represents a ripple voltage of an output voltage of the DC converter; and (ii) a voltage regulation circuit coupled to the load and the ripple voltage sampling circuit, where the voltage regulation circuit is controllable by the ripple reference voltage such that a voltage across the voltage regulation circuit is consistent with the ripple voltage.

In one embodiment, a ripple suppression method configured to suppress a current ripple provided to a load by a DC converter, can include: (i) generating a ripple reference voltage representing a ripple voltage of an output voltage of the DC converter; and (ii) controlling a voltage across a voltage regulation circuit coupled in series with the load between the output terminals of the DC converter to be consistent with the ripple voltage in accordance with the ripple reference voltage.

Referring now to FIG. 2 , shown is a schematic block diagram of an example LED driving circuit having a ripple suppression circuit, in accordance with embodiments of the present invention. This particular example LED driving circuit can include DC converter 1 , output filter capacitor Cout, and ripple suppression circuit 2 , which is configured to drive LED load 3 . DC converter 1 can achieve power conversion and power factor correction (PFC) performance. Output filter capacitor Cout can filter the output voltage of DC converter 1 . Ripple suppression circuit 2 may suppress or substantially eliminate the current ripple provided to the LED load by DC converter 1 . Ripple suppression circuit 2 can include transistor Q 2 , ripple voltage sampling circuit 21 , and error amplifier AMP 1 .

›DETAILED DESCRIPTION · 2 of 4

Transistor Q 2 can connect between LED load 3 and the ground terminal. Ripple voltage sampling circuit 21 can connect to the output terminal of DC converter 1 , and may generate ripple reference voltage Ripple_REF in accordance with output voltage Vo of DC converter 1 . The inverting input terminal of error amplifier AMP 1 may receive ripple reference voltage Ripple_REF, the non-inverting input terminal can connect to common node LEDN (e.g., the negative terminal of the LED load) between transistor Q 2 and LED load 23 , and the output terminal can connect to the gate of transistor Q 2 . In this example, the non-inverting input terminal of error amplifier AMP 1 can connect to the source of transistor Q 2 .

For example, ripple reference voltage Ripple_REF is a variable voltage signal that represents the ripple component of output voltage Vo. Because ripple reference voltage Ripple_REF may be larger than zero to achieve regulation of transistor Q 2 , DC reference signal V DC _ REF can be added to a sampling signal that represents the ripple component of output voltage Vo. One input terminal of error amplifier AMP 1 can receive ripple reference voltage Ripple_REF, and the other input terminal may receive voltage V LEDN at common node LEDN (e.g., the drain voltage of transistor Q 2 ). Source voltage V LEDN of transistor Q 2 can be controlled to follow the variation of ripple reference voltage Ripple_REF by the feedback loop configured by error amplifier AMP 1 and transistor Q 2 , which may also follow the variation of the ripple component of output voltage Vo.

Referring now to FIG. 3 , shown is a waveform diagram of example operation of the ripple suppression circuit, in accordance with embodiments of the present invention. Because the voltage at the positive terminal of LED load 3 is output voltage Vo with a ripple component, and the voltage V LEDN at the negative terminal is controlled to follow the ripple variation of output voltage Vo, the voltage between the two terminals of LED load 3 may be a DC voltage without ripple component; therefore, there is substantially no ripple component in the driving current (I LED ) of LED load 3 .

By sampling the ripple component of the output voltage of the DC converter, ripple reference voltage Ripple_REF that represents the ripple component may be generated thereby. The voltage at the negative terminal of the LED load can be controlled to follow the variation of ripple reference voltage Ripple_REF by linear control of transistor Q 2 . Also, the voltage at the positive terminal of the LED load is output voltage Vo with the ripple component. Therefore, the voltage across LED load 3 can be controlled to be a DC voltage to suppress or eliminate the ripple component across LED load 3 , in order to avoid the occurrence of flicker or stroboscopic effects of the LED load. In some implementations, the “first” or non-inverting input terminal of the error amplifier and the “second” or inverting input terminal can have reversed or exchanged signals provided thereto.

Referring now to FIG. 4 , shown is a schematic block diagram of another example LED driving circuit having a ripple suppression circuit, in accordance with embodiments of the present invention. In this particular example, ripple voltage sampling circuit 21 of ripple suppression circuit can include sampling resistor Rs 1 , error amplifier AMP 2 , and compensation circuit Zc. Sampling resistor Rs 1 can connect between output terminal of the DC converter and the output terminal of ripple voltage sampling circuit 21 . The non-inverting input terminal of error amplifier AMP 2 can receive DC reference voltage V DC _ REF , and the inverting input terminal is coupled to the output terminal of ripple voltage sampling circuit 21 . The inverting input terminal of error amplifier AMP 3 can connect to the output terminal of error amplifier AMP 2 , and the non-inverting input terminal can connect to ground, and the output terminal may be configured as the output terminal of ripple voltage sampling circuit 21 .

Compensation circuit Zc can connect between the output terminal of error amplifier AMP 2 and ground, and may compensate the output signal of error amplifier AMP 2 . For example, compensation circuit Zc can include resistor R 1 and capacitor C 1 connected in series between output terminal of error amplifier AMP 2 and ground, and capacitor C 2 connected between output terminal of error amplifier AMP 2 and ground. For example, error amplifiers AMP 2 and AMP 3 may be configured as transconductance amplifiers, and may be used to convert the error between the two voltage signals at the two input terminals to a current signal that represents the error therebetween.

The error between ripple reference voltage Ripple_REF and DC reference voltage VDC_REF may be amplified and compensated by compensation circuit Zc in order to generate an error signal that represents an average value of the ripple component of output voltage Vo. Current I 1 can be generated at the output terminal of error amplifier AMP 3 by amplifying the error signal. Current I 1 that flows through sampling resistor Rs 1 may generate drop voltage ΔV. Therefore, ripple reference voltage Ripple_REF can be represented as the formula, Ripple_REF=Vo−ΔV. By predetermining the parameters of error amplifier AMP 1 , Zc, and AMP 2 , current I 1 may be controlled to be a DC current; therefore, the voltage across resistor Rs 1 can be controlled to be a DC voltage. Thus, ripple reference voltage Ripple_REF can represent ripple voltage information of output voltage Vo.

When ripple reference voltage Ripple_REF is greater than DC voltage V DC _ REF , the output current of error amplifier AMP 2 may decrease in order to decrease the voltage of the compensation circuit. Thus, the output current of error amplifier AMP 3 that flows through sampling resistor Rs 1 may also increase. Because output voltage Vo is the sum of voltage across sampling resistor Rs 1 and ripple reference voltage Ripple_REF, ripple reference voltage Ripple_REF can also be decreased. Through this control, the DC component of ripple reference voltage Ripple_REF can be controlled to be DC reference voltage V DC _ REF . Solving the small signal model to the AC components, following formula (1) may be concluded.

›DETAILED DESCRIPTION · 3 of 4

V O − −V Ripple _ REF − =V Ripple _ REF − ·gm AMP2 ·Z C ·gm AMP3 ·Rs 1  (1)

Here, V O − and V Ripple _ REF − may represent the AC components of output voltage Vo and ripple reference voltage Ripple_REF. Items “gm AMP2 ” and “gm AMP3 ” can represent the respective amplifying coefficient of error amplifiers AMP 2 and AMP 3 , and “Zc” can represent the resistance of the compensation circuit. Therefore, the AC components of output voltage Vo and ripple reference voltage Ripple_REF can be represented as per the following formula (2).

By predetermining parameters of error amplifier AMP 1 , Zc, and AMP 2 , the product gm AMP1 ·Z C ·gm AMP2 ·Rs 1 can be far less than 1. Therefore, the AC components of output voltage Vo and ripple reference voltage Ripple_REF may be controlled to be consistent with (e.g., the same as) each other. By the above implementation, ripple reference voltage Ripple_REF that represents the AC component of output voltage Vo and having a much smaller DC component can be generated. The drain voltage of transistor Q 2 may be controlled to vary along with the AC component of output voltage Vo in accordance with ripple reference voltage Ripple_REF, in order to eliminate side effects to the LED load due to the AC components.

Referring now to FIG. 5 , shown is a schematic block diagram of yet another example LED driving circuit having a ripple suppression circuit, in accordance with embodiments of the present invention. In this example, besides sampling resistor Rs, error amplifiers AMP 2 and AMP 3 , and compensation circuit Zc, ripple voltage sampling circuit 21 can also include adaptive DC voltage generator 21 a coupled between the output terminal of ripple voltage sampling circuit 21 and the non-inverting input terminal of error amplifier AMP 2 . Adaptive DC voltage generator 21 a can regulate DC reference voltage V DC _ REF′ in accordance with ripple reference voltage Ripple_REF. For example, when the value of ripple reference voltage Ripple_REF increases, DC reference voltage V DC _ REF′ can be regulated to be correspondingly increased. When the value of ripple reference voltage Ripple_REF decreases, DC reference voltage V DC _ REF′ can be regulated to be correspondingly decreased. The DC component of ripple reference voltage Ripple_REF can be regulated by adaptive DC voltage generator 21 a in order to maintain ripple reference voltage Ripple_REF to be a DC voltage signal with an average value as low as possible to decrease power losses.

Referring now to FIG. 6 , shown is a schematic block diagram of still yet another example LED driving circuit having a ripple suppression circuit, in accordance with embodiments of the present invention. In this particular example, ripple voltage sampling circuit 21 of the ripple suppression circuit can include sampling resistor Rs 2 , compensation circuit Zc′, and DC current source 21 a . Compensation circuit Zc′ and sampling resistor Rs 2 can connect in series between the output terminal of the DC converter and ground. Compensation circuit Zc′ can remove the DC component of the output voltage Vo. For example, compensation circuit Zc′ can include resistor R 2 and capacitor C 3 coupled in series between the positive output terminal of DC converter and a first terminal of sampling resistor Rs 2 , and the second terminal of sampling resistor Rs 2 can connect to ground. Compensation circuit Zc′ can also include capacitor C 4 coupled between the positive output terminal of DC converter and one terminal of sampling resistor Rs 2 .

DC current source 21 a can connect in parallel with compensation circuit Zc′, and may generate DC reference current I DC _ REF . By the filtering performance of the capacitors of compensation circuit Zc′, only the ripple signal (the AC component) of output voltage Vo may be transferred to sampling resistor Rs 2 through compensation circuit Zc′. Thus an AC voltage signal that represents the AC component can be generated across sampling resistor Rs 2 . Also, the output current of DC current source 21 a that flows through sampling resistor Rs 2 can increase the AC voltage signal by a predetermined value. The voltage signal across sampling resistor Rs 2 may be configured as ripple reference voltage Ripple_REF.

The first input terminal of error amplifier AMP 1 can receive ripple reference voltage Ripple_REF, and the second input terminal can receive voltage V LEDN at the common node (e.g., the drain voltage of transistor Q 2 ) of LED load and transistor Q 2 . The gate of transistor Q 2 can be controlled by the output signal of error amplifier AMP 1 to control transistor Q 2 to operate in a linear mode. By the feedback loop of error amplifier AMP 1 and transistor Q 2 , source voltage V LEDN of transistor Q 2 can be controlled to be consistent with (e.g., the same as) ripple reference voltage Ripple_REF, which is also consistent with the AC component of output voltage Vo. Therefore, the voltage across the LED load can be a DC voltage signal without an AC component, and no ripple component may flow through the LED load. In this way, the number of error amplifiers can be decreased as compared to other approaches.

Referring now to FIG. 7 , shown is a flow diagram of an example ripple suppression method, in accordance with embodiments of the present invention. This particular ripple suppression method can include, at S 710 , sampling the output voltage of a DC converter to generate a ripple reference voltage that represents the ripple component of the output voltage. This example ripple suppression method can also include, at S 720 , controlling the voltage at the gate terminal of a transistor coupled between the LED load and ground, in order to maintain the voltage at the common node of the LED load and the transistor to be consistent with the ripple component of the output voltage.

In this fashion, a ripple reference voltage that represents the ripple component of the output voltage can be generated by sampling the output voltage of a DC converter. The voltage at the negative terminal of the LED load can be controlled to be consistent with (e.g., the same as) the ripple component by control of a transistor coupled between the negative terminal of the LED load and ground. Because the ripple component of the output voltage at the positive terminal of the LED load is consistent with the voltage at the negative terminals of the LED load, the voltage across the LED load can be a DC voltage without a ripple component in order to eliminate the flicker or stroboscopic effects of the LED load.

›DETAILED DESCRIPTION · 4 of 4

The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with modifications as are suited to particular use(s) contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.

Claims

20 · 2 independent · depth 5
1234567891011121314151617181920
20 granted claims

Classifications

3 codes
IPC · International Patent Classification
Section G — Physics
  • G05F1/56
Section H — Electricity
  • H05B3/08
  • H05B44/00

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2018Apr 2018Jul 2018Oct 2018Jan 2019Apr 2019Jul 2019Oct 2019USPTOApplicantNon-final rejectionResponse after non-finalNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
1.6 y
586 days filing → grant
Office actions
1
non-final + final
Responses
2
no RCE
Examiner
Dedei K Hammond
art unit 2844 · TC 2800
Citations: 7 back · 1 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Log in to unlock

Priority chain

1 priority documents
›Priority documents — 1
TypeDocumentDate
related publicationUS 20180139812 A117 May 2018

Worldwide family

6 members · 2 offices
US4CN2
this patentIP5 & PCTother officessolid = grantedhover for detail · click to open
Members
6
DOCDB simple family 55472009
Offices
2
US · CN
Granted
3 of 6
grant date present
›IP5 & PCT — 6 members
OfficePublicationKindPublishedFiledStatusTitle
USUS-2017181234-A1A122 Jun 20175 Dec 2016publishedRipple suppression circuit, suppression method and led lighting apparatus
USUS-9900941-B2B220 Feb 20185 Dec 2016grantedRipple suppression circuit, suppression method and LED lighting apparatus
USUS-2018139812-A1A117 May 201811 Jan 2018publishedRipple suppression circuit, suppression method and led lighting apparatus
USthis patentUS-10390393-B2B220 Aug 201911 Jan 2018grantedRipple suppression circuit, suppression method and LED lighting apparatus
CNCN-105406697-AA16 Mar 201622 Dec 2015publishedRipple suppression circuit, ripple suppression method, and LED lamp applying ripple suppression circuit
CNCN-105406697-BB25 Dec 201822 Dec 2015grantedRipple suppression circuit, method and the LED light using it

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Log in to unlock

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.

Log in to unlock